

## RAM Mapping 64×8 LCD Controller for I/O MCU

### Features

- Operating voltage: 2.7V~5.2V
- Built-in RC oscillator
- External 32.768kHz crystal or 32kHz frequency source input
- 1/4 bias, 1/8 duty, frame frequency is 64Hz
- Max. 64×8 patterns, 8 commons, 64 segments
- Built-in internal resistor type bias generator
- 3-wire serial interface
- 8 kinds of time base or WDT selection
- Time base or WDT overflow output
- Built-in LCD display RAM
- R/W address auto increment
- Two selectable buzzer frequencies (2kHz or 4kHz)
- Power down command reduces power consumption
- Software configuration feature
- Data mode and Command mode instructions
- Three data accessing modes
- VLCD pin to adjust LCD operating voltage
- 100-pin LQFP package

### General Description


1625 is a peripheral device specially designed for I/O type MCU used to expand the display capability. The max. display segment of the device are 512 patterns (64×8). It also supports serial interface, buzzer sound, Watchdog Timer or time base timer functions. The 1625 is a memory mapping and multi-function LCD controller. The software configuration feature of the

1625 make it suitable for multiple LCD applications including LCD modules and display subsystems. Only three lines are required for the interface between the host controller and the 1625. The 162X series have many kinds of products that match various applications.


### Selection Table

162X	1621	1622	16220	1623	1625	1626
COM	4	8	8	8	8	16
SEG	32	32	32	48	64	48
Built-in Osc.	√	√	—	√	√	√
Crystal Osc.	√	—	√	√	√	√


Block Diagram




Pin Assignment



### Pin Assignment (QFP100)



## Pad Assignment



Chip size: 2915um×2770um

\* The IC substrate should be connected to VDD in the PCB layout artwork.

Pad坐标

序号	名称	X	Y	序号	名称	X	Y
1	CS	1131.1	1202.5	51	SEG17	-1280	-942.5
2	RD	1021.1	1202.5	52	SEG18	-1280	-1052.5
3	WR	911.1	1202.5	53	SEG19	-1280	-1162.5
4	DATA	788.9	1202.5	54	SEG20	-1160	-1207.5
5	gnd!	678.9	1202.5	55	NC		
6	OSCI	568.9	1202.5	56	NC		
7	OSCO	458.9	1202.5	57	SEG21	-1050	-1207.5
8	vdd!	348.9	1202.5	58	SEG22	-940	-1207.5
9	VLCD	238.9	1202.5	59	SEG23	-830	-1207.5
10	IRQ	128.9	1202.5	60	SEG24	-720	-1207.5
11	BZ	18.9	1202.5	61	SEG25	-610	-1207.5
12	BZN	-114.8	1202.5	62	SEG26	-500	-1207.5
13	T1	-237	1202.5	63	SEG27	-390	-1207.5
14	T2	-347	1202.5	64	SEG28	-280	-1207.5
15	T3	-457	1202.5	65	SEG29	-170	-1207.5
16	NC			66	SEG30	-60	-1207.5
17	COM0	-567	1202.5	67	SEG31	60	-1207.5
18	COM1	-677	1202.5	68	SEG32	170	-1207.5
19	COM2	-787	1202.5	69	SEG33	280	-1207.5
20	COM3	-897	1202.5	70	SEG34	390	-1207.5
21	NC			71	SEG35	500	-1207.5
22	NC			72	SEG36	610	-1207.5
23	NC			73	SEG37	720	-1207.5
24	NC			74	SEG38	830	-1207.5
25	COM4	-1007	1202.5	75	SEG39	940	-1207.5
26	NC			76	SEG40	1050	-1207.5
27	COM5	-1117	1202.5	77	SEG41	1160	-1207.5
28	NC			78	SEG42	1280	-1162.5
29	COM6	-1280	1167.5	79	NC		
30	NC			80	SEG43	1280	-1052.5
31	COM7	-1280	1057.5	81	SEG44	1280	-942.5
32	NC			82	SEG45	1280	-832.5
33	NC			83	SEG46	1280	-722.5
34	SEG0	-1280	947.5	84	SEG47	1280	-612.5
35	SEG1	-1280	837.5	85	SEG48	1280	-502.5
36	SEG2	-1280	727.5	86	SEG49	1280	-392.5
37	SEG3	-1280	617.5	87	SEG50	1280	-282.5
38	SEG4	-1280	507.5	88	SEG51	1280	-172.5
39	SEG5	-1280	397.5	89	SEG52	1280	-62.5
40	SEG6	-1280	287.5	90	SEG53	1280	67.5
41	SEG7	-1280	177.5	91	SEG54	1280	177.5
42	SEG8	-1280	67.5	92	SEG55	1280	287.5
43	SEG9	-1280	-62.5	93	SEG56	1280	397.5
44	SEG10	-1280	-172.5	94	SEG57	1280	507.5
45	SEG11	-1280	-282.5	95	SEG58	1280	617.5
46	SEG12	-1280	-392.5	96	SEG59	1280	727.5
47	SEG13	-1280	-502.5	97	SEG60	1280	837.5
48	SEG14	-1280	-612.5	98	SEG61	1280	947.5
49	SEG15	-1280	-722.5	99	SEG62	1280	1057.5
50	SEG16	-1280	-832.5	100	SEG63	1280	1167.5

## Pad Description

Pad No.	Pad Name	I/O	Description
1	$\overline{RD}$	I	READ clock input with pull-high resistor. Data in the RAM of the 1625 are clocked out on the falling edge of the $\overline{RD}$ signal. The clocked out data will appear on the data line. The host controller can use the next rising edge to latch the clocked out data.
2	$\overline{WR}$	I	WRITE clock input with pull-high resistor. Data on the DATA line are latched into the 1625 on the rising edge of the $\overline{WR}$ signal.
3	DATA	I/O	Serial data input or output with pull-high resistor
4	VSS	—	Negative power supply, ground
5	OSCI	I	The OSCI and OSCO pads are connected to a 32.768kHz crystal in order to generate a system clock. If the system clock comes from an external clock source, the external clock source should be connected to the OSCI pad. But if an on-chip RC oscillator is selected instead, the OSCI and OSCO pads can be left open.
6	OSCO	O	
7	VDD	—	Positive power supply
8	VLCD	I	LCD operating voltage input pad.
9	$\overline{IRQ}$	O	Time base or Watchdog Timer overflow flag, NMOS open drain output
10, 11	BZ, $\overline{BZ}$	O	2kHz or 4kHz tone frequency output pair
12~14	T1~T3	I	Not connected
15~22	COM0~COM7	O	LCD common outputs
23~86	SEG0~SEG63	O	LCD segment outputs
87	$\overline{CS}$	I	Chip selection input with pull-high resistor. When the $\overline{CS}$ is logic high, the data and command read from or write to the 1625 are disabled. The serial interface circuit is also reset. But if the $\overline{CS}$ is at logic low level and is input to the $\overline{CS}$ pad, the data and command transmission between the host controller and the 1625 are all enabled.

## Absolute Maximum Ratings

Supply Voltage .....	-0.3V to 5.5V	Storage Temperature .....	-50°C to 125°C
Input Voltage .....	$V_{SS}-0.3V$ to $V_{DD}+0.3V$	Operating Temperature .....	-25°C to 75°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

## D.C. Characteristics

Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
V <sub>DD</sub>	Operating Voltage	—	—	2.7	—	5.2	V
I <sub>DD1</sub>	Operating Current	3V	No load or LCD ON	—	155	310	μA
		5V	On-chip RC oscillator	—	260	420	μA
I <sub>DD2</sub>	Operating Current	3V	No load or LCD ON	—	150	310	μA
		5V	Crystal oscillator	—	250	420	μA
I <sub>DD11</sub>	Operating Current	3V	No load or LCD OFF	—	8	30	μA
		5V	On-chip RC oscillator	—	20	60	μA
I <sub>DD22</sub>	Operating Current	3V	No load or LCD OFF	—	—	20	μA
		5V	Crystal oscillator	—	—	35	μA
I <sub>STB</sub>	Standby Current	3V	No load, Power down mode	—	1	12	μA
		5V		—	2	24	μA
V <sub>IL</sub>	Input Low Voltage	3V	DATA, $\overline{WR}$ , $\overline{CS}$ , $\overline{RD}$	0	—	0.6	V
		5V		0	—	1.0	V
V <sub>IH</sub>	Input High Voltage	3V	DATA, $\overline{WR}$ , $\overline{CS}$ , $\overline{RD}$	2.4	—	3	V
		5V		4.0	—	5	V
I <sub>OL1</sub>	BZ, $\overline{BZ}$ , $\overline{IRQ}$	3V	V <sub>OL</sub> =0.3V	0.9	1.8	—	mA
		5V	V <sub>OL</sub> =0.5V	1.7	3	—	mA
I <sub>OH1</sub>	BZ, $\overline{BZ}$	3V	V <sub>OH</sub> =2.7V	-0.9	-1.8	—	mA
		5V	V <sub>OH</sub> =4.5V	-1.7	-3	—	mA
I <sub>OL1</sub>	DATA	3V	V <sub>OL</sub> =0.3V	0.9	1.8	—	mA
		5V	V <sub>OL</sub> =0.5V	1.7	3	—	mA
I <sub>OH1</sub>	DATA	3V	V <sub>OH</sub> =2.7V	-0.9	-1.8	—	mA
		5V	V <sub>OH</sub> =4.5V	-1.7	-3	—	mA
I <sub>OL2</sub>	LCD Common Sink Current	3V	V <sub>OL</sub> =0.3V	80	160	—	μA
		5V	V <sub>OL</sub> =0.5V	180	360	—	μA
I <sub>OH2</sub>	LCD Common Source Current	3V	V <sub>OH</sub> =2.7V	-40	-80	—	μA
		5V	V <sub>OH</sub> =4.5V	-90	-180	—	μA
I <sub>OL3</sub>	LCD Segment Sink Current	3V	V <sub>OL</sub> =0.3V	50	100	—	μA
		5V	V <sub>OL</sub> =0.5V	120	240	—	μA
I <sub>OH3</sub>	LCD Segment Source Current	3V	V <sub>OH</sub> =2.7V	-30	-60	—	μA
		5V	V <sub>OH</sub> =4.5V	-70	-140	—	μA
R <sub>PH</sub>	Pull-high Resistor	3V	DATA, $\overline{WR}$ , $\overline{CS}$ , $\overline{RD}$	100	200	300	kΩ
		5V		50	100	150	kΩ

## A.C. Characteristics

Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
f <sub>SYS1</sub>	System Clock	5V	On-chip RC oscillator	24	32	40	kHz
f <sub>SYS2</sub>	System Clock	—	External clock source	—	32	—	kHz
f <sub>LCD1</sub>	LCD Frame Frequency	5V	On-chip RC oscillator	48	64	80	Hz
f <sub>LCD2</sub>	LCD Frame Frequency	—	External clock source	—	64	—	Hz

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
t <sub>COM</sub>	LCD Common Period	—	n: Number of COM	—	n/f <sub>LCD</sub>	—	sec
f <sub>CLK1</sub>	Serial Data Clock ( $\overline{WR}$ Pin)	3V	Duty cycle 50%	4	—	150	kHz
		5V		4	—	300	
f <sub>CLK2</sub>	Serial Data Clock ( $\overline{RD}$ Pin)	3V	Duty cycle 50%	—	—	75	kHz
		5V		—	—	150	
t <sub>CS</sub>	Serial Interface Reset Pulse Width (Figure 3)	—	$\overline{CS}$	700	800	—	ns
t <sub>CLK</sub>	$\overline{WR}$ , $\overline{RD}$ Input Pulse Width (Figure 1)	3V	Write mode	3.34	—	125	μs
			Read mode	6.67	—	—	
		5V	Write mode	1.67	—	125	μs
			Read mode	3.34	—	—	
t <sub>r</sub> , t <sub>f</sub>	Rise or Fall Time Serial Data Clock Width (Figure 1)	—	—	—	120	160	ns
t <sub>su</sub>	Setup Time for DATA to $\overline{WR}$ , $\overline{RD}$ Clock Width (Figure 2)	—	—	60	120	—	ns
t <sub>h</sub>	Hold Time for DATA to $\overline{WR}$ , $\overline{RD}$ Clock Width (Figure 2)	—	—	700	800	—	ns
t <sub>su1</sub>	Setup Time for CS to $\overline{WR}$ , $\overline{RD}$ Clock Width (Figure 3)	—	—	500	600	—	ns
t <sub>h1</sub>	Hold Time for CS to $\overline{WR}$ , $\overline{RD}$ Clock Width (Figure 3)	—	—	700	800	—	ns
f <sub>tone</sub>	Tone Frequency (2KHz)	5V	On-chip RC oscillator	1.5	2.0	2.5	kHz
	Tone Frequency (4KHz)			3.0	4.0	5.0	
t <sub>OFF</sub>	V <sub>DD</sub> OFF Times (Figure 4)	—	V <sub>DD</sub> drop down to 0V	20	—	—	ms
t <sub>SR</sub>	V <sub>DD</sub> Rising Slew Rate (Figure 4)	—	—	0.05	—	—	V/ms
t <sub>RSTD</sub>	Delay Time after Reset (Figure 4)	—	—	1	—	—	ms

- Note:
1. If the conditions of Power-on Reset timing are not satisfied in power On/Off sequence, the internal Power-on Reset (POR) circuit will not operate normally.
  2. If the V<sub>DD</sub> drops below the minimum voltage of operating voltage spec. during operating, the conditions of Power-on Reset timing must be satisfied also. That is, the V<sub>DD</sub> must drop to 0V and keep at 0V for 20ms (min.) before rising to the normal operating voltage.




Figure 1




Figure 2




Figure 3




Figure 4 Power-on Reset Timing



## Functional Description

### Display Memory – RAM Structure

The static display RAM is organized into 128x4 bits and stores the display data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can be accessed by the READ, WRITE and READ-MODIFY-WRITE commands. The following is a mapping from the RAM to the LCD patterns.

### Time Base and Watchdog Timer – WDT

The time base generator and WDT share the same divided (/256) counter. TIMER DIS/EN/CLR, WDT DIS/EN/CLR and  $\overline{\text{IRQ}} \text{ EN/DIS}$  are independent from each other. Once the WDT time-out occurs, the  $\overline{\text{IRQ}}$  pin will remain at logic low level until the CLR WDT or the  $\overline{\text{IRQ}} \text{ DIS}$  command is issued.

If an external clock is selected as the source of system frequency, the SYS DIS command turns out invalid and the power down mode fails to be carried out until the external clock source is removed.

### Buzzer Tone Output

A simple tone generator is implemented in the 1625. The tone generator can output a pair of differential driving signals on the BZ and  $\overline{\text{BZ}}$  which are used to generate a single tone.

### Command Format


The 1625 can be configured by the software setting. There are two mode commands to configure the 1625 resource and to transfer the LCD display data.

	COM6	COM5	COM4	COM3	COM2	COM1	COM0	
G0				1				0
G1				3				2
G2				5				4
G3								6
G63				12				126
	D3	D2	D1	D0	D3	D2	D1	D0
				Addr Data				Addr Data

Address Bits (A6, A5, ..., A0)

Data 4 Bits (D3, D2, D1, D0)

**RAM Mapping**



**Timer and WDT Configurations**

The following are the data mode ID and the command mode ID:


Operation	Mode	ID
READ	Data	1 1 0
WRITE	Data	1 0 1
READ-MODIFY-WRITE	Data	1 0 1
COMMAND	Command	1 0 0

If successive commands have been issued, the command mode ID can be omitted. While the system is operating in the non-successive command or the non-successive address data mode, the  $\overline{CS}$  pin should be set to "1" and the previous operation mode will be reset also. The  $\overline{CS}$  pin returns to "0", a new operation mode ID should be issued first.


Name	Command Code	Function
TONE OFF	0000-1000-X	Turn-off tone output
TONE 4K	010X-XXXX-X	Turn-on tone output, tone frequency is 4kHz
TONE 2K	0110-XXXX-X	Turn-on tone output, tone frequency is 2kHz

## Timing Diagrams


### READ Mode (Command Code : 1 1 0)




### READ Mode (Successive Address Reading)




**WRITE Mode (Command Code : 1 0 1)**




**WRITE Mode (Successive Address Writing)**




**READ-MODIFY-WRITE Mode (Command Code : 1 0 1)**




**READ-MODIFY-WRITE Mode (Successive Address Accessing)**




**Command Mode (Command Code : 1 0 0)**



**Mode (Data and Command Mode)**



## Application Circuits



Note: The connection of  $\overline{\text{IRQ}}$  and  $\overline{\text{RD}}$  pin can be selected depending on the requirement of the MCU.

The voltage applied to  $V_{\text{LCD}}$  pin must be equal to or lower than  $V_{\text{DD}}$ .

Adjust VR to fit user's LCD panel display voltage ( $V_{\text{LCD}}$ ).

Adjust R (external Pull-high resistance) to fit user's time base clock.

## Instruction Set Summary

Name	ID	Command Code	D/C	Function	Def.
READ	1 1 0	A6A5A4A3A2A1A0D0D1D2D3	D	Read data from the RAM	
WRITE	1 0 1	A6A5A4A3A2A1A0D0D1D2D3	D	Write data to the RAM	
READ-MODIFY-WRITE	1 0 1	A6A5A4A3A2A1A0D0D1D2D3	D	Read and Write data to the RAM	
SYS DIS	1 0 0	0000-0000-X	C	Turn off both system oscillator and LCD bias generator	Yes
SYS EN	1 0 0	0000-0001-X	C	Turn on system oscillator	
LCD OFF	1 0 0	0000-0010-X	C	Turn off LCD display	Yes
LCD ON	1 0 0	0000-0011-X	C	Turn on LCD display	
TIMER DIS	1 0 0	0000-0100-X	C	Disable time base output	Yes
WDT DIS	1 0 0	0000-0101-X	C	Disable WDT time-out flag output	Yes
TIMER EN	1 0 0	0000-0110-X	C	Enable time base output	
WDT EN	1 0 0	0000-0111-X	C	Enable WDT time-out flag output	
TONE OFF	1 0 0	0000-1000-X	C	Turn off tone outputs	Yes
CLR TIMER	1 0 0	0000-1101-X	C	Clear the contents of the time base generator	
CLR WDT	1 0 0	0000-1111-X	C	Clear the contents of the WDT stage	
RC 32K	1 0 0	0001-10XX-X	C	System clock source, on-chip RC oscillator	Yes
EXT (XTAL) 32K	1 0 0	0001-11XX-X	C	System clock source, external 32kHz clock source or crystal oscillator 32.768kHz	

Name	ID	Command Code	D/C	Function	Def.
TONE 4K	<b>1 0 0</b>	010X-XXXX-X	C	Tone frequency output: 4kHz	
TONE 2K	<b>1 0 0</b>	0110-XXXX-X	C	Tone frequency output: 2kHz	
$\overline{\text{IRQ}}$ DIS	<b>1 0 0</b>	100X-0XXX-X	C	Disable $\overline{\text{IRQ}}$ output	Yes
$\overline{\text{IRQ}}$ EN	<b>1 0 0</b>	100X-1XXX-X	C	Enable $\overline{\text{IRQ}}$ output	
F1	<b>1 0 0</b>	101X-0000-X	C	Time base clock output: 1Hz The WDT time-out flag after: 4s	
F2	<b>1 0 0</b>	101X-0001-X	C	Time base clock output: 2Hz The WDT time-out flag after: 2s	
F4	<b>1 0 0</b>	101X-0010-X	C	Time base clock output: 4Hz The WDT time-out flag after: 1s	
F8	<b>1 0 0</b>	101X-0011-X	C	Time base clock output: 8Hz The WDT time-out flag after: 1/2s	
F16	<b>1 0 0</b>	101X-0100-X	C	Time base clock output: 16Hz The WDT time-out flag after: 1/4s	
F32	<b>1 0 0</b>	101X-0101-X	C	Time base clock output: 32Hz The WDT time-out flag after: 1/8s	
F64	<b>1 0 0</b>	101X-0110-X	C	Time base clock output: 64Hz The WDT time-out flag after: 1/16s	
F128	<b>1 0 0</b>	101X-0111-X	C	Time base clock output: 128Hz The WDT time-out flag after: 1/32s	Yes
TEST	<b>1 0 0</b>	1110-0000-X	C	Test mode, user don't use.	
NORMAL	<b>1 0 0</b>	1110-0011-X	C	Normal mode	Yes

Note: X : Don't care

A6~A0 : RAM address


D3~D0 : RAM data

D/C : Data/Command mode

Def. : Power on reset default

All the bold forms, namely **1 1 0**, **1 0 1**, and **1 0 0**, are mode commands. Of these, **1 0 0** indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base or WDT clock frequency can be derived from an on-chip 32kHz RC oscillator, a 32.768kHz crystal oscillator, or an external 32kHz clock. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the 1625 after power on reset, for power on reset may fail, which in turn leads to the malfunctioning of the 1625.


### 100-pin LQFP (14mm×14mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.630 BSC	—
B	—	0.551 BSC	—
C	—	0.630 BSC	—
D	—	0.551 BSC	—
E	—	0.020 BSC	—
F	0.007	0.009	0.011
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
$\alpha$	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	16 BSC	—
B	—	14 BSC	—
C	—	16 BSC	—
D	—	14 BSC	—
E	—	0.50 BSC	—
F	0.17	0.22	0.27
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
$\alpha$	0°	—	7°

100-pin QFP (14mm×20mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.728	—	0.756
B	0.547	—	0.555
C	0.965	—	0.992
D	0.783	—	0.791
E	—	0.026	—
F	—	0.012	—
G	0.098	—	0.122
H	—	—	0.134
I	—	0.004	—
J	0.039	—	0.055
K	0.004	—	0.008
$\alpha$	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	18.50	—	19.20
B	13.90	—	14.10
C	24.50	—	25.20
D	19.90	—	20.10
E	—	0.65	—
F	—	0.30	—
G	2.50	—	3.10
H	—	—	3.40
I	—	0.1	—
J	1.00	—	1.40
K	0.10	—	0.20
$\alpha$	0°	—	7°